1970s–2000s mein, "node" ≈ sabse chhoti gate length ≈ half-pitch. Sab kuch saath shrink hota tha (Dennard scaling).
22nm ke aaspaas, flat (planar) transistor ko shrink karna kaam karna band ho gaya — leakage badh gayi. Manufacturers ne sirf shrink karne ki jagah transistor ka shape badla (FinFET, phir GAA). "nm" label marketing continuity ke liye girnaa jaari raha, bhaale gate length ~15–20nm par ruk gayi thi.
Scratch se derivation: ek logic cell width w aur height h occupy karta hai, dono roughly pitch p se set hote hain. Cell area A=w⋅h∝p2. Har linear pitch ko k se shrink karo: Anew=k2Aold. Fixed die area mein cells ki ginti = (die area)/A, toh yeh 1/k2 se multiply ho jata hai. "0.7× linear shrink" per node se 1/0.72≈2× density milti hai — yeh wahi classic doubling hai jo Moore's Law ke peeche hai.
Derivation: capacitor C ko voltage V tak charge karne se charge Q=CV move hota hai aur energy E=21CV2 store hoti hai. Usi energy ko discharge mein dissipate kiya jaata hai, isliye ek pura switch cycle CV2 dissipate karta hai. Yeh f baar per second karo, jab α fraction of time node switch kar raha ho, toh Pdyn=αCV2f milta hai.
KYUN nodes power kam karti hain: chhote transistors → chhota C; naye nodes V bhi kam karte hain. Kyunki power V2 par depend karti hai, V ko 0.9 V se 0.7 V tak giraane se akela dynamic energy (0.7/0.9)2≈0.60 ho jaati hai — 40% saving.
KYUN zyada gate coverage help karta hai: gate ka kaam channel ko on/off switch karna hai. Zyada surrounding surface = zyada strong electric field control = transistor bahut chhota hone par bhi poori tarah OFF (low leakage) aur poori tarah ON (high current) hota hai.
Modern process node name mein "nm" actually kya represent karta hai?
Ek marketing/generation label, kisi single physical transistor dimension se alag (gate length "3nm" par bhi ~15–20nm hai).
Historically kaun si physical quantity node number ke barabar hoti thi?
Half-pitch (repeated metal lines ke beech spacing ka aadha).
Dynamic power formula state karo aur V2 term derive karo.
Pdyn=αCV2f; C ko V tak charge karne se 21CV2 store hota hai, discharging mein same dissipate hota hai, isliye ek full cycle CV2 dissipate karta hai.
Dennard scaling ~2005 mein kyun break down hui?
Voltage girti nahi reh sakti thi kyunki Vth giraane se subthreshold leakage exponentially badhti hai (Ileak∝e−qVth/nkT), isliye power density badh gayi.
Linear shrink factor k ke saath density kaise scale karti hai?
Gate charon sides se channel wrap karta hai → sabse strong electrostatic control → chhoti lengths par kam leakage.
EUV kya hai aur ~7nm par kyun chahiye thi?
Extreme-UV lithography 13.5nm wavelength par; slow multi-patterning ki jagah single exposure mein fine features print karta hai.
Chhota node necessarily tez clock deta hai?
Nahi — clocks ~3–5GHz par plateau ho gayi; chhote nodes density & efficiency dete hain, na ki bahut zyada f.
Companies ke beech nodes compare karne ka sabse accha single metric kaunsa hai?
Transistor density (MTr/mm²), kyunki node names standardized nahi hain.
Recall Feynman: 12-saal ke bacche ko samjhao
Socho ek city bana rahe ho tiny light-switches ki. "28nm" aur "3nm" bas nayi city-building recipes ke naam hain, jaise "2011 recipe" vs "2023 recipe." Nayi recipes aapko usi zameen mein bahut zyada switches pack karne deti hain, aur har switch kam battery use karta hai. Lekin switches itne chhote ho gaye ki ek flat switch "leak" karne laga electricity, bhaale off ho. Toh engineers ne switch ki shape badli, control finger ko poora iske around wrap karke (jaise straw ko ek finger ki jagah poori mutthi se pakadna) taaki woh sahi se band ho. Marketing ke liye naam chhota hota rehta hai, lekin chip par kuch bhi sach mein "3 nanometres" chauda nahi hai.