4.3.16 · D1Semiconductor Fabrication

Foundations — Metallization and interconnect layers

2,133 words10 min readBack to topic

Before you can understand why engineers switched to copper or why they carve grooves and fill them, you must be able to read every symbol on the parent page. This page builds each one from nothing, in an order where each idea leans only on the ones before it.


1. A wire is a box of metal

Everything starts with a picture of one wire. Not a line on a diagram — a real, physical rectangular bar of metal buried in insulator.

Figure — Metallization and interconnect layers

Why three separate lengths and not just "size"? Because electricity flows along , but it flows through the flat end whose size is set by and . These two roles are different, so they need different symbols.


2. Cross-section — the "doorway" the current flows through

Why do we need ? A wide doorway lets more current pass with less "traffic jam." A narrow doorway crowds the electrons and resists their flow. So is the single number that captures "how easy is it to get through the cross-section."


3. Resistivity — how "sticky" a material is to electrons

Why does the topic need ? The whole copper-vs-aluminum story is a comparison of . Lower is the entire reason copper won. Notice: the parent note sometimes writes in and sometimes in — these are the same quantity in different units. (; see the RC delay and interconnect scaling discussion of why the tiny numbers matter.)


4. Resistance — the actual difficulty of this wire

Resistivity describes the material. But we want the difficulty of one specific wire — a bar of chosen length and thickness. That is resistance .

Figure — Metallization and interconnect layers

Why this exact shape ()? Read it as a sentence: difficulty = (material stickiness) × (distance travelled) ÷ (doorway size). Each factor sits where common sense puts it — top for things that make it harder, bottom for things that make it easier. This is the central formula of the whole resistance discussion, so it earns the entire worked example set on the parent page.

Recall Why does

"shoot up" as wires get thinner? Shrinking a chip shrinks and , so shrinks. sits on the bottom of , so a smaller makes larger. That is the "resistance problem" the topic opens with.


5. Voltage, current, and where comes from

We keep saying "push current with a voltage." Let's name those.

Why introduce and at all? Because the delay and power formulas below use , and because (used everywhere for and ) has no meaning until you know it is "volts per ampere."


6. Capacitance — two wires storing charge across a gap

Resistance is only half of the delay. The other half is capacitance. Here is the picture:

Figure — Metallization and interconnect layers

Why does the topic obsess over ? Because , , are fixed by geometry and physics — the only knob left to shrink is . That is the entire reason for Low-k dielectric materials: pick an insulator with small and drops. has ; "low-k" means .


7. Putting it together: the delay

Now the payoff. Both and slow a wire, and their product sets the timescale.

Why multiply and instead of add them? Charging a wire is like filling a bucket ( = bucket size) through a straw ( = straw narrowness). Time to fill grows with bucket size and with straw narrowness — the two effects multiply. That product having units of time is exactly why sets the delay. (Deeper treatment lives in RC delay and interconnect scaling.)


8. Dynamic power

The parent's Example 3 ends with a power formula — here is every symbol in it.


9. Two words that split the whole process: FEOL vs BEOL

Why the split has to exist: the anneal that finishes transistors is hotter than copper/aluminum can survive, so wiring must come afterward. Symbols like "Metal-1", "via", "contact" all describe positions in the BEOL stack.


Prerequisite map

lengths L W H

cross-section A = W times H

resistance R = rho L over A

resistivity rho material stickiness

voltage V and current I

dynamic power P

dielectric constant k

capacitance C

RC delay

Metallization and interconnect choices

FEOL vs BEOL ordering

Each arrow says "you need the left idea before the right one makes sense." Everything funnels into the topic node at the bottom: the metallization topic.


Equipment checklist

Cover the right side and test yourself — you are ready for the topic when every one is instant.

What do , , stand for and in what units?
Length, width, height of a wire — all distances, in metres (chip-scale: , ).
What is the cross-sectional area of a wire?
, the end-face doorway current flows through.
What does resistivity describe, and does it depend on shape?
Material's built-in stickiness to current; independent of shape. Units .
State the wire resistance formula and read it in words.
— stickiness times distance divided by doorway size.
Why does thinning a wire raise its resistance?
Smaller shrink , and is in the denominator of .
What is the ohm defined as?
: one volt of push giving one ampere of flow.
What is capacitance , physically?
Two nearby wires storing paired charge across the gap; charge stored per volt.
Give the parallel-plate capacitance formula with every symbol named.
: dielectric constant, vacuum permittivity, facing area, gap.
Which single symbol in do engineers lower with "low-k" materials?
, the dielectric constant (below 's ).
Why is wire delay proportional to and not ?
Filling a bucket () through a straw () — the two slowdowns multiply; the product has units of time.
What does mean?
"Is proportional to" — grows in step with, ignoring constant factors.
Name every symbol in .
Power, capacitance, voltage swing, switching frequency.
What is the difference between FEOL and BEOL?
FEOL builds transistors (hot); BEOL builds metal wiring afterward.