3.4.4 · D1Sequential Circuits

Foundations — JK and T flip-flops

2,249 words10 min readBack to topic

Before you can read the parent note, you must own every symbol it throws at you. This page builds them one at a time, from nothing, in the order they depend on each other.


0. What is a "bit" and what does mean?

The letter is the traditional name for the output wire of a flip-flop — the one bit it currently remembers.

Figure — JK and T flip-flops

Why the topic needs it: the whole point of a flip-flop is storage. is the thing being stored. Every equation in the parent note is really a sentence about "what will become".


1. — the NOT of a bit

Why the topic needs it: the parent's whole magic trick — "the forbidden state becomes structurally impossible" — relies on the fact that and can never both be 1 at the same time. Hold onto that: it is used in the JK derivation.


2. — the bit after the clock ticks

Why the topic needs it: every boxed formula in the parent — such as (whose letters we define in §5) — is a recipe that computes the next frame from the current one plus the inputs.


3. The clock and the "edge"

Figure — JK and T flip-flops

Why the topic needs it: the parent's third mistake ("level-triggered JK oscillates") is entirely about when the update happens. If the box updates continuously instead of once per edge, a toggle command makes it spin forever. See Edge-Triggering and Master-Slave for the deeper story.


4. Logic operations: AND (), OR (), NOT ()

These three symbols look like arithmetic but mean something different — they combine bits.

Figure — JK and T flip-flops

Why the topic needs it: the parent's formulas combine input bits with exactly these three operations. In the very next section we meet the actual input letters () and the internal signals () that get glued together with AND and OR.


5. The input letters: , , , ,

The parent note uses five one-letter input names. Here is what each stands for, from zero.

Why the topic needs it: the parent glues these input letters to the current state with AND/OR — for example the internal signals and , and the characteristic equation . You cannot read a single formula without knowing which letter is which wire.


6. XOR — the "disagree" operation ()

Why the topic needs it: the T flip-flop's whole equation is . "Change the bit exactly when and disagree" — which is precisely "toggle when ". See XOR Gate for the gate itself.


7. De Morgan's law — how a bar breaks over a product

The parent silently uses one algebra fact to simplify the JK equation. Here it is, earned.

Why the topic needs it: the parent writes . That step is De Morgan. Then it uses one more fact:

Together these collapse down to . That is how the parent reaches its boxed JK equation.


8. "Don't care" — the symbol

Why the topic needs it: the excitation tables use (e.g. needs ). Those freedoms are exactly what make JK cheap to simplify later with Karnaugh Maps.


9. Characteristic table vs Excitation table

Two tables, opposite directions — keep them apart.

Why the topic needs it: you analyse with the first and design counters with the second. Confusing them is the parent's fourth listed mistake. More in Excitation Tables and Sequential Design.


How it all feeds the topic

bit 0 or 1

output Q

complement not-Q

next state Q-next

clock and edge

AND OR NOT gates

SR inputs Set and Reset

JK inputs J and K toggle

De Morgan and bit laws

XOR toggle

T input single toggle wire

dont care X

excitation tables

counter design

The starting materials on the left (SR Flip-Flop, gates, the clock) flow rightward: become , which specialise into , then feed real designs like Ripple Counters.


Equipment checklist

Cover the right side and test yourself. If you can answer all of these, you are ready for the parent note.

What does the symbol stand for?
The output wire — the single bit a flip-flop currently remembers
What does the overline in mean, and what value pairs are impossible?
NOT / opposite bit; and can never both be
Difference between and ?
is the value now; is the value after the next clock edge
What is a clock "edge", and which one do the parent equations assume?
The instant the clock jumps; take the rising () edge, with exactly one update per cycle
In bit algebra, what does equal when ?
(OR, not arithmetic addition)
What does (AND) require to be ?
Both and must be
What do and stand for?
Set (force bit to ) and Reset (force bit to ) — the SR flip-flop's inputs
What do and do, and what is special about ?
is set-like, is reset-like; toggles instead of breaking
What is and how is it built from ?
The single Toggle input, made by tying
When is (XOR) equal to ?
Exactly when and differ
State De Morgan's law for
What is and why?
— a bit and its complement are never both
What does (don't care) mean in a table?
The input can be or with no effect on the result
Characteristic table vs excitation table — which direction is each?
Characteristic: inputs → ; Excitation: desired transition → required inputs